GPU Computing Will Fundamentally Change Science

David B. Kirk, PhD NMDIA Fellow


VISUALIZATION

PARALLEL COMPUTING

PERSONAL COMPUTING

GeForce[™], TEGRA[™]






GPUs Accelerate Oak Ridge's Titan

- World's top open science lab embraces GPUs to develop world's leading supercomputer
- Cray XK6 machine will use up to 18,000
 NVIDIA Tesla GPUs
- Could exceed 20 petaflops, over 2x as fast and 3x as energyefficient as "K", last year's leader
- Paving the way to exascale



GPU Supercomputers: More Power Efficient



World's Fastest Molecular Dynamics Simulation

Sustained Performance of 1.87 Petaflops/s

Institute of Process Engineering (IPE)

Chinese Academy of Sciences (CAS)

Simulation for Crystalline Silicon Used for Photovoltaic cells & Semiconductors




Used all 7168 Tesla GPUs on Tianhe-1A GPU Supercomputer



1000+ GPU Clusters Around the World




Exaflop Expectations



More Powerful Computing Enables Transformational Science Results


From Individual Scientists/Engineers to World Class Teams




Comprehensive Earth System Model at 1KM scale, enabling modeling of cloud convection and ocean eddies.

First-principles simulation of combustion for new high-efficiency, lowemision engines.





Coupled simulation of entire cells at molecular, genetic, chemical and biological levels. Predictive calculations for thermonuclear and core-collapse supernovae, allowing confirmation of theoretical models.



(Exascale science challenges)

Power: This Time It's Different

In the Good Old Days

Leakage was not important, and voltage scaled with feature size

L' = L/2 V' = V/2 $E' = CV^2 = E/8$ f' = 2f $D' = 1/L^2 = 4D$ P' = P

Halve L and get 4x the transistors and 8x the capability for the same power! *MF to GF to TF and almost to PF* Technology was giving us 68% per year in perf/W!


Processors realized ~50% per year in perf/W... (spent it on single thread performance)

> The New Reality Leakage has limited threshold voltage, largely ending voltage scaling

Halve L and get 2x the capability for the same power.

At constant voltage, technology gives us only **19%** per year in perf/W


The High Cost of Data Movement Fetching operands costs more than computing on them



So, What To Do?

1) Stop making it worse...






But still only about 2% of CPU power spent on flops


2) Unwind all that complexity we threw at single thread performance

HPC Going Hybrid



x86 CPU Fast single threads (serial work) PCle

32nm 1.7 nJ/flop



- Do most work by cores optimized for extreme energy efficiency
- Still need a few cores optimized for fast serial work

And memory hierarchies are getting deeper...

Major Software Implications

Computers are not getting faster... just wider

 \Rightarrow Need to cast all HPC apps as throughput problems, and expose massive parallelism

Locality across nodes is not the problem ... *vertical* locality is

⇒ Need to expose locality & explicitly manage memory hierarchy (programming model) (compiler, runtime, auto-tuner)

Science per Watt

= Performance per Watt + Programmability


Long Term Goals for Tesla







Power Efficiency Ease of Programming And Portability Application Space Coverage




KEPLER

SMX Hyper-Q Dynamic Parallelism

(power efficiency

(programmability and application coverage)






Dual GK104 GPUs

3x Single Precision Video, Signal, Life Sciences, Seismic Tesla K20






GK110 GPU


3x Double Precision CFD, FEA, Finance, Physics, etc.

Available Now

Available Q4 2012



Dynamic Parallelism



Kepler GK110 SMX vs Fermi SM

SM											
Instruction Cache											
	p Sched		Warp Scheduler								
Dis	spatch U	nit	Dispatch Unit								
Register File (32,768 x 32-bit)											
* * * * * * *											
Core	Core	Core	Core	LD/ST LD/ST							
Core	Core	Core	Core	LD/ST	SFU						
Core	Core	Core	Core	LD/ST							
Core	Core	Core	Core	LD/ST	SFU						
Core	Core	Core	Core	LD/ST LD/ST	SFU						
Core	Core	Core	Core	LD/ST	SPU						
Core	Core	Core	Core	LD/ST LD/ST	SFU						
Core	Core	Core	Core	LD/ST LD/ST	SPU						
-	2222 Int	erconne	ct Netwo	******	-						
64 KB Shared Memory / L1 Cache											
Uniform Cache											
Tex Tex Tex Tex											
Texture Cache											

3x sustained perf/W

Ground up redesign for perf/W 6x the SP FP units 4x the DP FP units Significantly slower FU clocks

| | | |

 | | | SMX Instruction Cache | |

 |
 |
 |
 | |
 |
 | | | | | |
|---------------------------------|--|--
--
--
---|--|--|---|--
--
--
--

--
--
--
---|---
--
---	--	--

 | | | | |

 |
 |
 |
 | |
 |
 | | | | | |
| Dispatch Unit Dispatch Unit | | Warp Scheduler
Dispatch Unit Dispatch Unit |

 | | | Dis | Warp Scheduler Dispatch Unit Dispatch Unit |

 |
 |
 | Dis
 | |
 |
 | | | | | |
| + | | + |

 | | + + | | |

 |
 |
 |
 | |
 | _
 | + | | + | | |
| Register File (65,536 x 32-bit) | | |

 | | | | |

 |
 |
 |
 | |
 |
 | | | | | |
| * | * | + |

 | 1 | | + | • | +

 | +
 | +
 | +
 | + | +
 | +
 | + | + | + | + | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LDIST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Core | Core | DP Unit | Core

 | Core | Core | DP Uni | LD/ST | SFU

 | Core
 | Core
 | Core
 | DP Unit | Core
 | Core
 | Core | DP Unit | LD/ST | SFU | |
| Interconnect Network | | |

 | | | | |

 |
 |
 |
 | |
 |
 | | | | | |
| 64 KB Shared Memory / L1 Cache | | |

 | | | | |

 |
 |
 |
 | |
 |
 | | | | | |
| 48 KB Read-Only Cache | | |

 | | | | |

 |
 |
 |
 | |
 |
 | | | | | |
| Гех | | Tex |

 | Tex | | Tex | |


 | Tex
 |
 | Tex
 | | Tex
 |
 | | Tex | | | |
| Гех | | Tex |


 | Tex | | | Tex |

 | Tex
 |
 |
 | Tex |
 | Tex
 | | | Tex | | |
| | Core
Core
Core
Core
Core
Core
Core
Core | atch Unit Corre Corre Corre Corr | Core Core PP Unit Core Core PP Unit <td< td=""><td>Atch IVIT Dispatch UNE
Core Core DP Unit Core
Core Core DP Unit Core DP Unit Core
Core Core DP Unit Core DP Unit Core
Core Core DP Unit Core DP Unit Core
Core DP Unit Core DP Unit Core DP Unit Core
Core DP Unit Core D</td><td>Displate UMA Displate UMA Core Core DP Unit Core Core Core Core DP Unit Core Core<</td><td>Diagnation View Diagnation View Diagnatin View Diagnation</td><td>Dispatch Vint Dispatch Vint Dispatch</td><td>Dagate Vint Dagate Vint<!--</td--><td>Dispate Unit Dispate Unit Dispate Unit Core Core Core Core Core Core Dispate Unit Core DP Unit Core DP Unit Core SPU Core Core SPU SPU Core Core Core SPU Core Core Core SPU Core Core<td>Displace Unit Displace Unit <thdisplace th="" unit<=""> <thdisplace <="" td="" unit<=""><td>ethe bit (b) Dispatch Unit <thdispatch th="" unit<=""> <thdispatch t<="" td="" unit<=""><td>Bit (M) Display(M) <thdisplay(m)< th=""> Display(M)</thdisplay(m)<></td><td>Betweet tool Departed tool <thdeparted th="" tool<=""> <thdeparted t<="" td="" tool<=""><td>ethe bit (b) ethe (b)<td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td><td>method Dispate Unit Disp</td><td>ethe bit (b) Displace bit (b) Di</td><td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td></td></thdeparted></thdeparted></td></thdispatch></thdispatch></td></thdisplace></thdisplace></td></td></td></td<> | Atch IVIT Dispatch UNE
Core Core DP Unit Core
Core Core DP Unit Core DP Unit Core
Core Core DP Unit Core DP Unit Core
Core Core DP Unit Core DP Unit Core
Core DP Unit Core DP Unit Core DP Unit Core
Core DP Unit Core D | Displate UMA Displate UMA Core Core DP Unit Core Core Core Core DP Unit Core Core< | Diagnation View Diagnatin View Diagnation | Dispatch Vint Dispatch | Dagate Vint Dagate Vint </td <td>Dispate Unit Dispate Unit Dispate Unit Core Core Core Core Core Core Dispate Unit Core DP Unit Core DP Unit Core SPU Core Core SPU SPU Core Core Core SPU Core Core Core SPU Core Core<td>Displace Unit Displace Unit <thdisplace th="" unit<=""> <thdisplace <="" td="" unit<=""><td>ethe bit (b) Dispatch Unit <thdispatch th="" unit<=""> <thdispatch t<="" td="" unit<=""><td>Bit (M) Display(M) <thdisplay(m)< th=""> Display(M)</thdisplay(m)<></td><td>Betweet tool Departed tool <thdeparted th="" tool<=""> <thdeparted t<="" td="" tool<=""><td>ethe bit (b) ethe (b)<td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td><td>method Dispate Unit Disp</td><td>ethe bit (b) Displace bit (b) Di</td><td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td></td></thdeparted></thdeparted></td></thdispatch></thdispatch></td></thdisplace></thdisplace></td></td> | Dispate Unit Dispate Unit Dispate Unit Core Core Core Core Core Core Dispate Unit Core DP Unit Core DP Unit Core SPU Core Core SPU SPU Core Core Core SPU Core Core Core SPU Core Core <td>Displace Unit Displace Unit <thdisplace th="" unit<=""> <thdisplace <="" td="" unit<=""><td>ethe bit (b) Dispatch Unit <thdispatch th="" unit<=""> <thdispatch t<="" td="" unit<=""><td>Bit (M) Display(M) <thdisplay(m)< th=""> Display(M)</thdisplay(m)<></td><td>Betweet tool Departed tool <thdeparted th="" tool<=""> <thdeparted t<="" td="" tool<=""><td>ethe bit (b) ethe (b)<td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td><td>method Dispate Unit Disp</td><td>ethe bit (b) Displace bit (b) Di</td><td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td></td></thdeparted></thdeparted></td></thdispatch></thdispatch></td></thdisplace></thdisplace></td> | Displace Unit Displace Unit <thdisplace th="" unit<=""> <thdisplace <="" td="" unit<=""><td>ethe bit (b) Dispatch Unit <thdispatch th="" unit<=""> <thdispatch t<="" td="" unit<=""><td>Bit (M) Display(M) <thdisplay(m)< th=""> Display(M)</thdisplay(m)<></td><td>Betweet tool Departed tool <thdeparted th="" tool<=""> <thdeparted t<="" td="" tool<=""><td>ethe bit (b) ethe (b)<td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td><td>method Dispate Unit Disp</td><td>ethe bit (b) Displace bit (b) Di</td><td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td></td></thdeparted></thdeparted></td></thdispatch></thdispatch></td></thdisplace></thdisplace> | ethe bit (b) Dispatch Unit Dispatch Unit <thdispatch th="" unit<=""> <thdispatch t<="" td="" unit<=""><td>Bit (M) Display(M) <thdisplay(m)< th=""> Display(M)</thdisplay(m)<></td><td>Betweet tool Departed tool <thdeparted th="" tool<=""> <thdeparted t<="" td="" tool<=""><td>ethe bit (b) ethe (b)<td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td><td>method Dispate Unit Disp</td><td>ethe bit (b) Displace bit (b) Di</td><td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td></td></thdeparted></thdeparted></td></thdispatch></thdispatch> | Bit (M) Display(M) Display(M) <thdisplay(m)< th=""> Display(M)</thdisplay(m)<> | Betweet tool Departed tool <thdeparted th="" tool<=""> <thdeparted t<="" td="" tool<=""><td>ethe bit (b) ethe (b)<td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td><td>method Dispate Unit Disp</td><td>ethe bit (b) Displace bit (b) Di</td><td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td></td></thdeparted></thdeparted> | ethe bit (b) ethe (b) <td>mathematic magnate training magnate trainintrainintranin training magnate trainin</td> <td>method Dispate Unit Disp</td> <td>ethe bit (b) Displace bit (b) Di</td> <td>etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore</td> | mathematic magnate training magnate trainintrainintranin training magnate trainin | method Dispate Unit Disp | ethe bit (b) Displace bit (b) Di | etheliteDispate UvitDispate UvitCoreCoreDPUInitCoreCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitCoreDPUInitDDICoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreCoreDPUInitCoreDPUInitDDICoreCore | |


Programming GPUs

CUDA: Easy to Use Parallel Programming Model







GPU Libraries: Simply Use and Accelerate



Directives: Add One Line of Code







*Directives from Cray


C for CUDA : C with a few keywords

Minimum Change, Big Speed-up




CUDA By the Numbers:





Making Science Better, not just Faster

An Exciting Revolution - Sodium Map of the Brain




Courtesy of Keith Thulborn and Ian Atkinson, Center for MR Research, University of Illinois at Chicago

Images of sodium in the brain

- Sodium is one of the most regulated substance in human tissues
- Any significant shift in sodium concentration signals cell death
- Much less abundant than water in human tissues, about 1/2000
- Very large number of samples are needed for good SNR
- Requires high-quality reconstruction, currently considered impractical


Thanks: Wen-mei Hwu



Courtesy of Keith Thulborn and Ian Atkinson, Center for MR Research, University of Illinois at Chicago

- Enables study of brain-cell viability before anatomic changes occur in stroke and cancer treatment.
 - Drastic improvement of timeliness of treatment decision
 - Minutes for stroke and days for oncology.

Reconstructing MR Images



Reconstructing MR Images Spiral Scan Data **▲** ky kx k١ kx FFT Spiral scan data + LS Superior images at expense of significantly more computation; several hundred times slower than gridding. Traditionally considered impractical! 35

Conclusion: Three Options for CUDA Adoption

- "Accelerate" Legacy Codes
 - Call CUBLAS/CUFFT/thrust/matlab/PGI pragmas/etc.
 - => good work for domain scientists (minimal CS required)


Rewrite / Create new codes

Opportunity for clever algorithmic thinking
 => good work for computer scientists (minimal domain knowledge required)

Rethink Numerical Methods & Algorithms

- Potential for biggest performance advantage
 - => Interdisciplinary: requires CS and domain insight
 - => Exciting time to be a computational scientist

The Future 37




Project Denver

NVIDIA-Designed High Performance ARM CPU


GPU 200pJ/Instruction


Dptimized for Throughput Explicit Management of On-chip Memory




CPU 2nJ/Instruction

Optimized for Latency Caches





Echelon Compute Node & System



Key architectural features:

- Malleable memory hierarchy
- Hierarchical register files
- Hierarchical thread scheduling
- Place coherency/consistency
- Temporal SIMT & scalarization
- PGAS memory
- HW accelerated queues
- Active messages
- AMOs everywhere
- Collective engines
- Streamlined LOC/TOC interaction

Academic Program Goals

Engage with external researchers

Learn from emerging research ideas


Guide researchers working on important problems

Ignite disciplines with the power of GPUs and CUDA

research.nvidia.com

Support

- CUDA Centers
- Academic Partnerships
- Graduate Fellowships
- Internships & Coops




۲

- Discuss
- CUDA Courses and Training Research Summit at GTC
- CUDA Zone
- Developer Zone

- CUDA Forums
- twitter.com/gpucomputing

Advancing The Parallel Computing Revolution





NVIDIA SuperPhones to SuperComputers

